شاركنا تاريخ ميلادك!
تاريخ الميلاد
تاريخ الميلاد المدخل غير مكتمل يرجى ادخال تاريخ ميلاد صحيح
×
Design Of Cost-Efficient Interconnect Processing Units: The
816.00 جنيه

Design Of Cost-Efficient Interconnect Processing Units: The

كن أول من يقيِّم هذا المنتج 

816.00 جنيه 

  - ستوفر -816.00 جنيه
الأسعار تشمل ضريبة القيمة المضافة  التفاصيل
رقم ال ISBN
9781420044713
الفئات
الهندسة الكهربائية
الكاتب
Miltos D. Grammatikakis
الناشر
CRC Press Inc
الوصف:

Streamlined Design Solutions Specifically for NoC To solve critical network-on-chip (NoC) architecture and design problems related to structure, performance and modularity, engineers generally rely on guidance from the abundance of literature about better-understood system-level interconnection networks. However, on-chip networks present several distinct challenges that require novel and ...

اشحن الى القاهرة (تغيير المدينة)
التوصيل خلال السبت ٢٩ سبتمبر - الأحد ٣٠ سبتمبر الي القاهرة
قطعة واحدة متوفرة فقط!

حالة السلعة:
جديدة
البائع:
ACADEMICBOOKSHOP (97% تقييم ايجابي)

معلومات المنتج

  •  

    المواصفات

    رقم ال ISBN
    9781420044713
    الفئات
    الهندسة الكهربائية
    الرقم المميز للسلعة
    2724546135610
    المؤلفين
    الكاتب
    Miltos D. Grammatikakis
    المؤلفين
    الناشر
    CRC Press Inc
    رقم ال ISBN
    9781420044713
    الفئات
    الهندسة الكهربائية
    الرقم المميز للسلعة
    2724546135610
    المؤلفين
    الكاتب
    Miltos D. Grammatikakis
    المؤلفين
    الناشر
    CRC Press Inc
    معلومات تقنية
    غلاف الكتاب
    غلاف عادي
    اللغات والبلدان
    لغة الكتاب
    الانجليزية
    إقرأ المزيد
  •  

    الوصف:

    Streamlined Design Solutions Specifically for NoC To solve critical network-on-chip (NoC) architecture and design problems related to structure, performance and modularity, engineers generally rely on guidance from the abundance of literature about better-understood system-level interconnection

    Streamlined Design Solutions Specifically for NoC To solve critical network-on-chip (NoC) architecture and design problems related to structure, performance and modularity, engineers generally rely on guidance from the abundance of literature about better-understood system-level interconnection networks. However, on-chip networks present several distinct challenges that require novel and specialized solutions not found in the tried-and-true system-level techniques. A Balanced Analysis of NoC Architecture As the first detailed description of the commercial Spidergon STNoC architecture, Design of Cost-Efficient Interconnect Processing Units: Spidergon STNoC examines the highly regarded, cost-cutting technology that is set to replace well-known shared bus architectures, such as STBus, for demanding multiprocessor system-on-chip (SoC) applications. Employing a balanced, well-organized structure, simple teaching methods, numerous illustrations, and easy-to-understand examples, the authors explain: * how the SoC and NoC technology works * why developers designed it the way they did * the system-level design methodology and tools used to configure the Spidergon STNoC architecture * differences in cost structure between NoCs and system-level networks From professionals in computer sciences, electrical engineering, and other related fields, to semiconductor vendors and investors - all readers will appreciate the encyclopedic treatment of background NoC information ranging from CMPs to the basics of interconnection networks. The text introduces innovative system-level design methodology and tools for efficient design space exploration and topology selection. It also provides a wealth of key theoretical and practical MPSoC and NoC topics, such as technological deep sub-micron effects, homogeneous and heterogeneous processor architectures, multicore SoC, interconnect processing units, generic NoC components, and embeddings of common communication patterns. An Arsenal of Practical Learning Tools at Your Disposal The book features a complimentary CD-ROM for practical training on NoC modeling and design-space exploration. It incorporates the award-winning System C-based On-Chip Communication Network (OCCN) environment, the only open-source network modeling and simulation framework currently available. With its consistent, comprehensive overview of the state of the art - and future trends - of NoC design, this indispensible text can help readers harness the value within the vast and ever-changing world of network-on-chip technology.

    • Design Of Cost-Efficient Interconnect Processing Units: The
    • Author: Miltos D. Grammatikakis
    • Publisher: Crc Press Inc.
    • Published: 2009
 

تقييمات المستخدمين

0
لا يوجد تقييمات بعد
كن أول من يقيِّم هذا المنتج
قيِّم هذا المنتج:

إعلانات مُموَّلة لك

×

الرجاء تأكيد رقم هاتفك الجوال لإكمال عملية الشراء

سنقوم بإرسال رسالة نصية تحتوي على رمز التفعيل، الرجاء التأكد من رقم هاتفك الجوال ادناه، ثم انقر على زر "أرسل رمز التفعيل".